Cache-coherent nonuniform memory access (CC-NUMA) machines have been shown to be a promising paradigm for exploiting distributed execution. CC-NUMA systems can provide performance typically associated with parallel machines, without the high cost associated with parallel programming. This is because a single image of memory is provided on a CC-NUMA machine.
Introduction
of physical memory. This system was originally designed to function as a tightly-coupled four-processor system, but by making substantial changes to the memory allocation and task scheduling portions of the operating system, we have been able to embed a distributed system structure within a tightly-coupled substantial communication between nodes when internode accesses take place.
The key design issue addressed by this prototype study is how to minimize the number of internode memory references generated by commercial processing workloads (TPC-A [8, 18] and RAMP/C [19] ).
A major barrier to scalable performance on CC-NUMA machines is the large latency associated with internode references. To capture the cause of internode references requires precise measurement of the occurrence and source of all memory accesses. We need to identify which application or operating system component generated the memory reference, and what data type (read/write) or object class was the target of the reference. To measure these reference parameters, high-resolution system monitoring tools were developed, and changes to the memory-allocation and task-dispatching algorithms of the OS/400 operating system were made to support these tools. The data obtained allow precise prediction of the gains associated with planned operating system modifications.
CC-NUMA systems are specifically designed with the assumption that most memory accesses will be resolved locally on the requesting node. To better understand the impact of memory access latencies, an analytical model of our proposed CC-NUMA system was developed. The model developed the worstcase scenario that could be tolerated, while still achieving scalable performance. The model included submodels of the memory, local bus architecture, AS/400 processor, and scalable interconnect technology which would be available during the development timeframe of this system. Based on this model, for our CC-NUMA system to achieve near-linear scalability (i.e., performance increasing linearly as additional processors are added), internode (between two bus-based node clusters) accesses need to be limited to less than 5% of all accesses 1 .
To reach this level of reference locality, incremental system software changes were made. After each set of changes were implemented, additional measurements were made, and simulations were performed 1 IBM internal communication to judge the effect. The result is a series of system modifications required to achieve scalable performance.
Next, we describe the tracing and monitoring tools used to identify the causes of internode traffic.
Typed traces on a CC-NUMA machine
Trace data have commonly been used to evaluate design trade-offs of proposed computer systems [9, 10, 11] . Traces have been used to evaluate the performance of memory hierarchies [12] , branch predictors [13] and computer pipelines [14] . Many issues are associated with obtaining useful trace data:
1. tracing overhead -how is the system perturbed in order to log a trace sample.
2. trace content -what is the amount of data necessary to capture per trace sample.
3. trace length -what is the appropriate number of records to capture for the proposed simulation study.
4. tracing speed -what is the peak trace record production rate on the system under test.
A discussion of these issues can be found in [15] . While many of these problems apply to any tracing environment, tracing in a distributed multiprocessor environment introduces a number of additional concerns:
1. multiple execution streams -parallel capture and accurate time stamping become an issue here.
2. synchronization -any perturbation of the system can skew the interaction between multiple, competing tasks, generating a very different access stream.
3. timing dependencies -multiple tasks may be requesting service from a shared device (e.g., disk)
which runs in real time.
A discussion of these concerns can be found in [16] . Many of these problems occur only when we attempt to use a trace taken from one multiprocessor system as input to a simulation of a second system.
It is difficult to predict how a trace obtained on one CC-NUMA machine would execute on a second machine with a different hardware organization. The ordering of executions may differ greatly because of changes in queuing effects and shared data access. In this work we do not attempt to use the traces for this purpose (though we have used these traces to obtain cache miss information). Instead, we use the trace information to identify which elements in the operating system and user applications are responsible for internode accesses.
Real-Time Tracing and Instrumentation
To enable us to quantify the impact of our operating system changes and to predict the impact of proposed changes, precise tracing hardware and software tools were developed. In addition to allowing traces to be gathered in realtime (i.e., without slowing down the system), we also provide the capability to profile the reference patterns by an object's type. Figure 2 shows how the monitoring system interfaces to the prototype system. Again note that our prototype contains only four nodes, while we depict a system containing additional nodes.
Hooks are inserted through an additional AS/400 memory card which monitors all accesses to memory (the bus is effectively "snooped"). This fifth memory card is fully addressable from all processors in the system. A daughter card was designed that sits on top of the fifth memory card. The daughter card is addressed using a portion of the address range of the fifth memory card. This daughter card contains dualported SRAM which maintains information for all object types currently present in physical memory.
This SRAM can be written to or read from by any processor. The hardware tools rely on software modifications to allow for the creation of object-typed information to be stored in the SRAM. and nearly all system entities are stored in separate virtual memory segments and are treated in an object-based fashion by the operating system. The virtual address space is partitioned into temporary and transient ranges. Each persistent segment has a permanent virtual address allocated from the permanent range. Private task objects are suballocated from special storage segments for efficient swapping. Further, a protected header in each segment contains or points to precise type information. By using these various page type identifiers, we are able to determine page type at memory allocation or page-in time with minimal overhead.
This page type information is stored (by the operating system) in a memory array (on the daughter card in the dual-ported SRAM) on our prototype. The memory array contains a byte of memory for every page in our physical address space. The operating system was modified to store page type information in the memory array whenever a page is brought into memory or is reallocated. This stored information allows accesses to any particular page to be uniquely identified. The card monitors all memory bus accesses and indexes into the SRAM to identify what type of access is being performed. This information is read out and recorded, along with the address, requesting processor ID, read/write indication, and access length, and is captured by a real-time tracing system (see [17] for a description of this system). The real-time tracing system allows for capture of trace data without significantly perturbing the traced system (at a sustained rate of 25 megasamples per second). Any introduced overhead appears during an initial page allocation. The page type is dynamically deduced, and a store is issued to the page type array. This results in a few extra instructions being issued on page allocations, which are typically infrequent events.
In addition to collecting a finite-length trace (64 million samples), we have the capability to count the various access types on our prototype system. We provide a bank of fast counters which effectively
gives us an infinite time sample. The counter instrumentation (constructed out of programmable array logic) breaks down the accesses on the basis of: requesting processor ID, target node memory, access type, and read/write. While object-type counts have proven to be useful in our work, they fail to capture the temporal patterns associated with memory addresses. For this reason we use both sources of data to guide our work.
Target workload
Two different workloads are used in this work. RAMP/C is an IBM proprietary benchmark used to evaluate transaction processing performance [19] . It consists of transactions of four complexity levels in accessing multiple data files. The files are in sequential, random, and indexed organizations, and the files are shared among transactions. TPC-A is an industry standard benchmark which is based on the DebitCredit transaction processing benchmark. An excellent discussion of the TPC benchmarks can be found in [8] . 
Object-typed performance data
To demonstrate the utility of trace and instrumentation information, we provide examples taken from our prototype project results which were used to identify the barriers to scalability on our system. We began by studying the access patterns on our unmodified system. From these data, we were able to plan a series of modifications to the software system which would limit the number of internode references. Figure 3 plots the percentage of all accesses per object type classification. These categories were chosen to be semantically meaningful and predictively useful. Each category represents as much as possible a collection of homogeneously used pages. Where necessary, references to individual data structures, such as single locks within a page, were isolated. Each category is represented by a unique bit pattern in the object type memory. Further, each category represents a group of references which will be predictably affected by system modifications. The data were captured using the monitoring tools described previously. 
Object types
We take advantage of the fact that our AS/400 system makes use of its object-based nature. Object references on an AS/400 system can be identified with a fairly fine granularity. First, objects are grouped into one of three categories: 1) process (objects used by the operating system in direct support of a user's process); 2) operating system (objects identified as operating system data structures and codes, and not identified with any user processes); and 3) shared application (objects used by processes and system services). Process, operating system, and shared application objects are described in Tables 1, 2 and 3, respectively.
In Figure 3 , we see marked similarities between the two workloads. More than 50% of the memory accesses generated by both workloads are references to temporary storage for a process and nonpageable operating system code. The latter is not surprising since the OS/400 database system is incorporated directly into the operating system. percentage is the percentage of accesses resolved in nonlocal memory). We focus heavily on the locality results, since the success of our prototype project is heavily dependent on limiting the number of internode references.
System Modifications
The following describes the staged changes to the OS/400 operating system that had to be made to obtain near linear speedup on our proposed 16-processor system. These changes are selected and evaluated using the captured data on our prototype. Remember that our prototype consists of a four-processor, single processor per node, CC-NUMA system, and that we are projecting results to a 16-processor, four processors per node, CC-NUMA system. To support the validity of our results, we also captured measurements on a four-processor, tightly-coupled multiprocessor system (i.e., the equivalent to a single node on an 16-processor CC-NUMA system).
Remember that our goal was to limit the number of internode references. We followed a set of incremental changes to our system to reach this goal. While it is beyond the scope of the prototyping project to implement all of these changes, we are able to estimate their effect on reference locality from the data capturing using the instrumentation tools available on our CC-NUMA machine.
In Figure 5 we move through a series of stages, starting with the Original stage, which represents our original unmodified OS/400 operating system. Stage 1 implements changes to task dispatching and page allocation. The task dispatching changes made to our OS/400 system involved modifying dispatching structures to enforce node affinity [21] . The main idea here is to reschedule jobs on the node where they last ran (not necessarily the same processor) instead of migrating them to other nodes. This will limit the number of internode references due to job migration. Changes to the page allocation mechanism involved various strategies for placing newly allocated memory (on which node should the requested page be placed). Experimentation was done on allocating memory on the requesting or faulting task node, and basing this decision on the type of page that was being requested (e.g., the Pag objects, database data, operating system control areas). Since OS/400 is object-based, each page has a unique type that is identifiable upon allocation. Making these two major changes to the operating system, we were able to cut the number of internode references to 50%. Stage 2 implements the use of local memory for the stack frames (StkFR), IO parameter block areas (IOPrm), and process objects (PRObj). The internode references were reduced an additional 5%.
The remainder of the changes described are based on measurements produced using the customized instrumentation facilities. We specifically captured the counts of read and write data for both local and nonlocal references so that we were well positioned to make there projections accurately. The validity of the projected numbers is based on the following assumptions:
local clocking mechanisms do to introduce significant overhead to each node (they should actually simplify some operations).
that any of these changes do not severely change the reference locality of accesses to other data types in the system. the changes in technology do not severely perturb the access patterns that we are currently seeing.
sufficient memory is added to the system to allow for the increase in code size generated by code replication and CISC-to-RISC code expansions.
The next stage implements R/ORep (read-only replication). In Stage 3, all read-only areas are replicated across each node. These areas include shared application and service codes (portions of NonDB), system microcodes (MKCod), and operating system codes (OSPag). This is a sizeable improvement, as can been seen in Figure 5 .
Stage 4 changes include modifications to the primary page table, hash tables (PRDir, the AS/400 uses an inverted page Table [20] ), servicing of IO interrupts by the requesting processors (IOPrm allocated by local node should be serviced by local node), and replication of the hardware clock on each node (portions of MKDat).
Changes in Stage 5 address modifications to the storage management locking structures to provide node-based locks in a hierarchical partitioning (PGDat, AxDir), and replicating server tasks on each node (e.g., hardware clock services and IO service tasks). This pushes locality to the 95% local line, as indicated in Figure 5 .
As the AS/400 platform moves to a PowerPC-based processor, a natural code expansion will take place (caused by moving from a CISC architecture to a RISC architecture). This will further increase the locality of the code (estimated to be approximately 1%). This is accounted for in Stage 6.
We were able to effectively isolate the system software that was responsible for a large percentage of the internode memory references on our prototype system. Through a series of changes and additional instrumentation runs, we were able to design a system that will provide linear scalable performance, up to 16 processors. Very few systems today can boast such aggressive speed-up, especially when running transaction-processing workloads.
Conclusions
The results of this study have been used to influence future CC-NUMA designs within IBM. The insight provided by this study would not have been possible without the availability of such detailed performance data. We feel that the typed address trace approach used in this prototype study is a novel approach to providing software designers with insight into how their operating systems and system software execute on CC-NUMA machines.
Several important conclusions follow from the data obtained using these instrumentation tools. First is the quantitative observation that shared user objects (i.e., database objects and associated locks) play only a small role in the total references generated by transaction processing workloads, and a correspondingly small role in CC-NUMA exploitation. We observed only approximately 5% of the total references to these categories. In marked contrast to engineering/scientific workloads, commercial transactions typically perform only simple data manipulations but require complex system support.
Second, system and user code, as well as process objects and structures, are responsible for the bulk of all references. We observed approximately 80% of all references to these categories. Thus, for these transaction-based workloads, replication of read-only pages is absolutely crucial in reducing the number of nonlocal references. Equally critical, process pages must be placed local to the owning process at initial page allocation. The remaining references are made to a diverse set of system objects (i.e., tables, indexes, synchronization variables). These must be partitioned as much as possible.
Finally, to carry out correct page placement at page-in time, the OS must be structured to provide semantic hints about page content. This is a requirement for all but the most cursory page placement.
In our case, important OS components are structured as objects stored in virtual memory segments with protected, self-typing headers. Further hints are provided through the virtual addresses assigned to persistent and temporary objects.
We would like to acknowledge the significant technical contributions of Dwight Refrew and Valerie
Nelson. AS/400, OS/400, and PowerPC are registered trademarks of International Business Machines
Corporation. TPC-A is a trademark of the Transaction Processing Performance Council.
